

#### **500V N-Channel MOSFET**

#### **General Description**


This Power MOSFET is produced using advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.

These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.



30A, 500V, RDs(on)typ. = 155mΩ@VGS = 10 V Advanced planar process Low gate charge minimize switching loss Fast switching 100% avalanche tested Improved dv/dt capability





### Absolute Maximum Ratings Tc = 25 °C unless otherwise noted

Symbol	Parameter			JFHM30N50P	Units
V <sub>DSS</sub>	Drain – Source Volt	ge		500	V
	Dunin Commont	Continuous ( Tc = 25 °C )		30*	А
lσ	Drain Current	Continuous ( Tc = 100 °C )		18*	А
Ірм	Drain Current - P	ulsed	( Note 1 )	120	А
V <sub>GSS</sub>	Gate – Source Volta	 ge		±30	V
EAS	Single Pulsed Avala	nche Energy	( Note 2 )	2475	mJ
dv/dt	Peak Diode Recove	ry dv/dt	( Note 3 )	5.0	V/ns
<b>D</b>	Power Dissipation ( Tc = 25 °C )			312	W
P <sub>D</sub>	-Derate above 25 ℃			2.5	w/°C
Тл,Тѕтс	Operating and Storage Temperature Range			-55 to +150	°C
-	Maximum lead temperature for soldering purposes			200	°C
Tι	1/8" frome case for 5 seconds			300	°C

<sup>\*</sup>Drain current limited by maximum junction temperature.



# JFHM30N50P

### Thermal characteristics

Symbol	Parameter	JFHM30N50P	Units
Rөлс	Thermal Resistance, Junction-to-Case	0.4	°C/W
Rөла	Thermal Resistance, Junction-to-Ambient	40	°C/W

### Electrical Characteristics Tc = 25 °C unless otherwise noted

Symbol	Parameter Test Conditions		Min	Тур	Max	Units
Off Charact	eristics					
BV <sub>DSS</sub>	Drain – Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 uA	500			V
⊿BVoss/	Breakdown Voltage Temperature	I <sub>D</sub> = 250 uA, Referenced to		0.5		v/°C
∠Tı	Coefficient	25℃				
I	Zara Cata Valtaga Drain Current	V <sub>DS</sub> = 500 V, V <sub>GS</sub> = 0 V			1	uA
loss	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 400 V, Tc = 125 °C			100	uA
IGSSF	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 30 V, V <sub>GS</sub> = 0 V			100	nA
Igssr	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -30 V, V <sub>GS</sub> = 0 V			-100	nA
On Charact	eristics					
$V_{GS(th)}$	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 uA	2.0		4.0	V
R <sub>DS(on)</sub>	Static Drain-Source on-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15A		155	200	mΩ
grs	Forward Transconductance	V <sub>DS</sub> = 25 V, I <sub>D</sub> = 15A ( Note4 )		32		S
Dynamic Ch	naracteristics					
Ciss	Input Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f =		4400		pF
Coss	Output Capacitance	1.0 MHz		480		pF
Crss	Reverse Transfer Capacitance	1.0 101112		88		pF
Switching C	haracteristics					
t <sub>d(on)</sub>	Turn-On Delay Time			35		ns
<b>t</b> r	Turn-On Rise Time	V <sub>DS</sub> = 250 V, I <sub>D</sub> = 30.0 A , R <sub>G</sub> =		115		ns
td(off)	Turn-Off Delay Time	$10\Omega$ , V <sub>GS</sub> = 10 V (Note 4,5)		110		ns
<b>t</b> f	Turn-Off Fall Time			74		ns
Qg	Total Gate Charge	V <sub>DS</sub> = 400 V, I <sub>D</sub> = 30.0 A V <sub>GS</sub> =		106		nC
$Q_{gs}$	Gate-Source Charge	10 V (Note 4,5 )		25		nC
$Q_{gd}$	Gate-Drain Charge	, , ,		39		nC
Drain – Sou	rce Diode Characteristics and Maximum Ra	tings				
ls	Maximum Continuous Drain-Source Diode Forward Current				30	Α
Іѕм	Maximum Pulsed Drain-Source Diode Forv	ed Drain-Source Diode Forward Current			120	Α
$V_{SD}$	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 30.0 A			1.5	V
trr	Reverse Recovery Time	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 30.0 A		650		ns
Qrr	Reverse Recovery Charge	dl <sub>F</sub> /dt = 100 A/us (Note 4)		5.3		uC

#### Notes

- 1. Repetitive Rating : Pulsed width limited by maximum junction temperature
- 2. L = 5.0mH , Ias = 30A, Vdd = 50V,Rg = 25  $\Omega$ , Starting Tj = 25  $^{\circ}\mathrm{C}$
- 3. IsD  $\leq$  30.0A, di/dt  $\leq$  200A/us, VDD  $\leq$  BVDSS, Starting TJ = 25°C
- 4. Pulsed Test : Pulsed width ≤300us, Duty cycle ≤ 2%
- 5. Essentially independent of operating temperature



# **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics





# **Typical Characteristics**




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9-2. Maximum Safe Operating Area for JFHM30N50P




Figure 10. Maximum Drain Current vs Case Temperature



# **Typical Characteristics**






Figure 11-2. Transient Thermal Response Curve for JFHM30N50P




### **Test Circuit & Waveform**



Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms



### **Test Circuit & Waveform**




Peak Diode Recovery dv/dt Test Circuit & Waveforms


total 9 pages




# JFHM30N50P

### **TO247 PACKAGE OUTLINE**









#### COMMON DIMENSIONS

SYMBOL	жж				
SIMDUL	MIN	NOM	MAX		
Α	4.90	5.00	5.10		
A1	2.31	2.41	2.51		
A2	1.90	2.00	2.10		
B1	3.00	3.10	3.20		
B2	2.00	2.10	2.20		
В3	1.16	1.21	1.26		
B4	1.95	2.10	2.15		
С	0.55	0.60	0.65		
D	20.90	21.00	21.10		
D1	16.25	16.55	16.85		
D2	1.07	1.17	1.27		
E	15.70	15.80	15.90		
E1	13.10	13.30	13.50		
E2	2.40	2.50	2.60		
E3	6.10	6.20	6.30		
F1	5.70	5.80	5.90		
F2	4.90	5.00	5.10		
F3	9.80	10.00	10.20		
е	5. 44BSC				
L	19.72	19.92	20.12		
L1	4.05	4.15	4.25		
ФР1	3.50	3.60	3.70		
ФР2	7.10	7.20	7.30		
ФР3	2.40	2.50	2.60		
S	6.05	6.15	6.25		
θ1	5°	7°	9°		
θ2	3°	5°	8°		





#### **Disclaimers**

JIAEN Semiconductor Co., Ltd reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to JIAEN's terms and conditions supplied at the time of order acknowledgement.

JIAEN Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent JIAEN deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

JIAEN Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using JIAEN's components. To minimize risk, customers must provide adequate design and operating safeguards.

JIAEN Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its parent rights, nor the rights of others. Reproduction of information in JIAEN's datasheets or data books sis permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of JIAEN's products with statements different from or beyond the parameters stated by JIAEN Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated JIAEN's product or service and is unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for any such statements.